

DF1618

# Power Management IC with WLED Driver

### **GERNAL DESCRIPTION**

DF1618 is a highly integrated power management IC (PMIC) designed to minimize power consumption in consumer and multimedia applications. It is targeted at Tablet, Mobile Internet Devices, Personal Navigation Devices, Digital Photo Frame, Portable DVD Player, Entertaining and Education Machine. Providing a complete system power management solution, the DF1618 integrates 4-CH synchronous buck converter, 1-CH WLED driver, 2-CH LDO, 1-CH reset monitor. The converters are optimized for high efficiency (greater than 92%) and feature integrated low impedance FETs.

## **FEATURES**

- Wide Input Voltage Range: 3.7V ~ 18V
   High Efficient DC/DC Converter: 92~96%
   Integrate 8-CH Output in QFN40L-5X5 Package
- WLED Driver(1-CH)
   an Asynchronous step-up converter designed for driving up to 7 series white LEDs
- Buck DC/DC Converter (4-CH)
  HVBUCK1: Input 3.7V~18V, output 0.6V ~ VIN
  adjustable, load current to 2A
  HVBUCK2: Input 3.7V~18V, output 0.6V~ VIN
  adjustable, load current to 2A
  LVBUCK1: Input 2.5V~6V, output 0.6V~ VIN
  adjustable, load current to 2A
  LVBUCK2: Input 2.5V~6V, output 0.6V~ VIN
  adjustable, load current to 2A
- High PSRR LDO (2-CH)
   LDO1: 1.8V fixed output voltage, load current to 500mA.
   LDO2:0.6V~5.0V adjustable, load current to 500mA.
- Reset Monitor (1-CH)
   provide a reset signal POR to the host processor
   with an external pull up voltage
- Protection
   Over current Protection (OCP)
   Short circuit Protection (SCP)
   Over thermal Protection (OTP)

# **APPLICATION**


- Smart Door Bell
- MID
- Tablet



# **PRODUCT OPTIONS**

BLOCK	INPUT VOLTAGE	OUTPUT VOLTAGE	CAPABILITY
HVBUCK1/HVBUCK2	3.7~18V	Adjustable	2A
LVBUCK1/LVBUCK2	2.5~6V	Adjustable	2A
WLED Driver	3.7~18V	30V MAX	1A
LDO1	2.5V~6V	Fixed 1.8V	500mA
LDO2	2.5V~6V	Adjustable	500mA
RESET MONITOR	HVOUT2	External pull up voltage	100mS delay for Processor

# **PIN CONFIGURATION**



# PIN DESCRIPTIONS


PIN	NAME	DESCRIPTION
1	HVGP1	Ground
2	HVBST1	Bootstrap. A capacitor connected between HVSW1 and HVBST1 pins is required to form a floating supply across the high-side switch driver. Use a 22nF capacitor
3	HVOUT1	HVBUCK1 Feedback. Connect to the tap of an external resistor divider from the output to GND to set the output voltage.
4	LVGP2	Ground
5	LVSW2	LVBUCK2 Switching Pin, Connect this Pin to inductor, Minimize the track area to reduce EMI.
6	LVVP2	LVBUCK2 Power supply Pin, Bypass 10µF capacitor to GND to reduce the input noise.
7	LVOUT2	LVBUCK2 Feedback. Connect to the tap of an external resistor divider from the output to GND to set the output voltage.
8	LVEN2	LVBUCK2 Enable (Active High) or Disable(Low or Floating).
9	BSTGP	Ground
10	OVP	Over Voltage Protection Pin, Voltage sensing input to trigger the function of over voltage protection.
11	BSTSW	BOOST Switching Pin, Connect this Pin to inductor and catch diode, Minimize the track area to reduce EMI.
12	GND1	Ground



	•	<del>-</del>
13	BSTFB	Adjustable version feedback input. Connect BSTFB to the center point of the external resistor divider.
14	VPLDO1	LDO1 Power supply Pin, Bypass 10µF capacitor to GND to reduce the input noise.
15	BSTEN	BOOST Enable (Active High) or Disable(Low or Floating).
16	LDOOUT1	LDO1 Output pin, Bypass 10µF capacitor to GND
17	FBLDO2	LDO2 Feedback. Connect to the tap of an external resistor divider from the output
17	FBLDO2	to GND to set the output voltage.
18	LDOOUT2	LDO2 Output pin, Bypass 10µF capacitor to GND
19	VPLDO2	LDO2 Power supply Pin, Bypass 10µF capacitor to GND to reduce the input noise.
20	ENLDO1	LDO1 Enable (Active High) or Disable(Low or Floating).
21	ENLDO2	LDO2 Enable (Active High) or Disable(Low or Floating).
22	POR	Power On Reset
23	LVEN1	LVBUCK1 Enable (Active High) or Disable(Low or Floating).
24	LVOUT1	LVBUCK1 Feedback. Connect to the tap of an external resistor divider from the
24	LVOOTT	output to GND to set the output voltage.
25	LVVP1	LVBUCK1 Power supply Pin, Bypass 10µF capacitor to GND to reduce the input
23	LVVFI	noise.
26	LVSW1	LVBUCK1 Switching Pin, Connect this Pin to inductor, Minimize the track area to
		reduce EMI.
27	LVGP1	Ground
28	HVOUT2	HVBUCK2 Feedback. Connect to the tap of an external resistor divider from the
20	1100012	output to GND to set the output voltage.
29	HVBST2	Bootstrap. A capacitor connected between HVSW2 and HVBST2 pins is required to
		form a floating supply across the high-side switch driver. Use a 22nF capacitor
30	HVGP2	Ground
31	NC1	NC
32	HVSW2	HVBUCK2 Switching Pin, Connect this Pin to inductor, Minimize the track area to
52	1103002	reduce EMI.
33	HVVP2	HVBUCK2 Power supply Pin, Bypass 10μF capacitor to GND to reduce the input
		noise.
34	HVEN2	HVBUCK2 Enable (Active High) or Disable(Low or Floating).
35	GND2	Ground
36	HVEN1	HVBUCK1 Enable (Active High) or Disable(Low or Floating).
37	HVVP1	HVBUCK1 Power supply Pin, Bypass 10µF capacitor to GND to reduce the input
3,		noise.
38	HVSW1	HVBUCK1 Switching Pin, Connect this Pin to inductor, Minimize the track area to
		reduce EMI.
39	NC2	NC
40	NC3	NC
41	EP	Thermal PAD, connect to Ground.




# **TYPICAL APPLICATIONS**



REV1.2



# **SYSTEM BLOCK DIAGRAM**





# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	MIN	MAX	UNIT
HVVP1,HVSW1,HVEN1	-0.3	30	V
HVVP2,HVSW2,HVEN2	-0.3	30	V
BSTSW,BSTFB,OVP	-0.3	30	V
HVBST1,HVBST2		HVSWX+6	V
Other pin Voltage	-0.3	10	V
Junction Temperature		125	°C
Operating Temperature	-40	125	°C
Storage Temperature Range	-55	150	°C
Lead Temperature		300	°C
Power Dissipation,P <sub>D</sub> @T <sub>A</sub> -25°C, QFN40L 5X5		2.5	W
HBM(Human Body Mode)		2	kV
MM(Machine Mode)		200	V



# ESD(electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	MAX	UNIT
HVVP1,HVSW1,HVEN1	3.7	18	V
HVVP2,HVSW2,HVEN2	3.7	18	V
BSTSW,OVP	3.7	18	V
Other pin Voltage	2.5	6	V

# **ELECTRICAL CHARACTERISTICS**

### **HVBUCK1 & HVBUCK2 Electrical Characteristics**

 $(V_{IN} = 12V, T_A = 25$ °C unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range	HVVP1/2		3.7		18	V
Standby Supply Current		HVOUTX= 103% I <sub>OUT</sub> = 0		400	600	μΑ
Shutdown Supply Current		HVENX = 0, HVVPX = 12V		3		μΑ
EN Rising Threshold	HVENX	HVENX RISING		1.4		V
EN Falling Threshold	HVENX	HVENX FALLING		0.6		V
Feedback Voltage	HVOUTX		0.588	0.6	0.612	V
Output Voltage Line Regulation				0.04	0.4	%/V
Output Voltage Load Regulation				0.5		%
Current Limit	I <sub>LIM</sub>	Duty = 30%		3		Α
Oscillator Frequency	F <sub>SW</sub>			1.2		MHz
NMOS On Resistance	R <sub>ONN</sub>	I <sub>SW</sub> =100mA		0.07		Ω

## **LVBUCK1 & LVBUCK2 Electrical Characteristics**

 $(V_{IN} = 3.6V, T_A = 25$ °C unless otherwise specified)



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range	LVVP1/2		2.5		6	V
Operating Supply Current		LVOUTX= 60% I <sub>OUT</sub> = 0		150	200	μΑ
Standby Supply Current		LVOUTX = 103% I <sub>OUT</sub> = 0		40	80	μΑ
Shutdown Supply Current		LVENX = 0 LVVPX = 4.2V		0.1	1	μΑ
EN Rising Threshold	LVENX	LVENX Rising		1.4		V
EN Falling Threshold	LVENX	LVENX Falling		0.6		V
Output Voltage Regulation Accuracy			-1.5	1	1,5	%
Feedback Voltage	LVOUTX		0.588	0.6	0.612	V
Output Voltage Line Regulation				0.04	0.4	%/V
Output Voltage Load Regulation				0.5		%
Current Limit	I <sub>LIM</sub>	Duty = 30%		3		Α
Oscillator Frequency	F <sub>SW</sub>			1.2		MHz
PMOS On Resistance	R <sub>ONP</sub>	I <sub>SW</sub> =100mA		0.1		Ω
NMOS On Resistance	R <sub>ONN</sub>	I <sub>SW</sub> =100mA		0.07		Ω

# **LDO1 & LDO2 Electrical Characteristics**

 $(V_{IN} = 3.6V, T_A = 25$ °C unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range	VPLDOX		2.5		6	V
Input UVP Threshold		Input Voltage Falling		2.2	3	V
EN Rising Threshold	ENLDOX	ENLDOX Rising		1.4		V
EN Falling Threshold	ENLDOX	ENLDOX Falling		0.6		V
Output Voltage Accuracy			-3	1.5	3	%
Feedback Voltage (LDO2)	FBLDO2		0.588	0.6	0.612	V
Dropout(V <sub>IN</sub> -V <sub>OUT</sub> )		I <sub>OUT</sub> =500mA		0.3		V
		$V_{IN}$ - $V_{OUT}$ =3.8 $V$				
PSRR		I <sub>OUT</sub> =500mA		64		dB
		Fre < 1kHz				

# **WLED Driver Electrical Characteristics**

 $(V_{IN} = 3.6V, T_A = 25$ °C unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range	V <sub>IN</sub>		3.7		18	V
Operating Supply Current		Switching		0.15	0.3	mA
Quiescent Supply Current		Not Switching		50	100	μΑ
EN Rising Threshold	BSTEN	BSTEN Rising		1.4		V
EN Falling Threshold	BSTEN	BSTEN Falling		0.6		V
Output Voltage Accuracy			-3	1.5	3	%
Switching Frequency	F <sub>sw</sub>			1.2		MHz
Maximum Duty Cycle	D <sub>MAX</sub>		87	92		%
Switch Current Limit	I <sub>LIM</sub>	Duty = 75%		2		Α
Switch On Resistance		$I_{SW} = 100 \text{mA}$		0.15		Ω
Switch Leakage Current		$V_{SW} = 10V, V_{IN} = 3V$			10	μΑ
Feedback Voltage				0.25		V
OVP threshold				30		V



### **RESET Monitor Electrical Characteristics**

 $(V_{PULLUP} = 3.3V, T_A = 25^{\circ}C \text{ unless otherwise specified})$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POR threshold	$V_{HVOUT2}$	V <sub>HVOUT2</sub> rising	85	90	95	%
Delay time	$T_{delay}$	Delay before POR released		100		ms

# **GENERAL DESCRIPTION**

### **Feature Description**

DF1618 is a highly efficient and integrated Power Management IC for Smart Doorbell. The device incorporates 4 high-efficiency synchronous buck regulators, 1 high-efficiency LED driver and 2 LDO that deliver 7 output voltages. The device also includes a reset monitor that provides a reset output signal for processor.

Each of the buck regulators is specially designed for high-efficiency operation throughout the load range. With 1.2MHz typical switching frequency, the external L- C filter can be small and still provide very low output voltage ripple. The bucks are internally compensated to be stable with the recommended external inductors and capacitors as detailed in the application diagram. Synchronous rectification yields high efficiency for low voltage and high output currents.

Additional features include soft-start, under-voltage protection, over-voltage protection, short-current protection, over-current protection and thermal overload protection. All BUCKs can operate in automatic mode (PWM/PFM). At very light loads, BUCKs enter PFM mode and operate with reduced switching frequency and supply current to maintain high efficiency.

## Soft start

Each of converters has an internal soft-start circuit that limits the in-rush current during startup. This allows the converters to gradually reach the steady-state operating point, thus reducing startup stresses and surges. During startup, the switch current limit is increased in steps.

For BUCKs the soft start is implemented by increasing the switch current limit in steps that are gradually set higher. The startup time depends on the output capacitor size, load current and output voltage.

# **Current Limiting**

A current limit feature protects the device and any external components during overload conditions. In

PWM mode the current limiting is implemented by using an internal comparator that trips at current levels according to the buck capability. If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor current has more time to decay, thereby preventing runaway.

### **Startup Sequence**

Once HVVP1/HVVP2/LVVP1/LVVP2/VPLOD1/VPLDO2 reaches the UVP threshold and the ENABLE pin= High the HVBUCKX/LVBUCKX/LDOX will start up.

#### **Reset Monitor**

The POR pin of DF1618 is an open-drain output between the POR pin and the GND pin. The power on reset output asserts low until the output voltage on the HVOUT2 pin exceeds the setting thresholds (91%) and the deglitch timer(100ms) has expired. Additionally, whenever the HVEN2 pin is low or open, POR immediately asserts low regardless of the output voltage.

When the POR is released (not asserted low) an external resistor connected to any external bias voltage pulls up this POR pin.

## Thermal Shutdown(OTP)

The temperature of the silicon die is monitored for an over-temperature condition, for which the operation of the device cannot be guaranteed. The part will automatically be disabled if the temperature is too high. The thermal shutdown (OTP) will force the device into the reset state. In reset, all circuitry is disabled. To prevent unstable operation, the OTP has a hysteresis window of about 20°C. Once the temperature has decreased below the OTP hysteresis, the device will initiate a power-up sequence and then enter the active state. In the active state, the part will start up as if for the first time.



# **Detailed Design Procedure**

## **Adjusting the Output Voltage**

For HVBUCK1/HVBUCK2/LVBUCK1/LVBUCK2/LDO2, A resistor divider from the output node to the feedback pin sets the output voltage. recommends using 1% tolerance or better divider resistors. Start with fixed value for the R1 resistor and use Equation to calculate R2.


To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise, and voltage errors from the feedback input current are noticeable.

$$V_{OUT} = V_{FEEDBACK} \times \frac{R1 + R2}{R2}$$

Select R1 value then

$$R2=R1 \times \frac{V_{FEEDBACK}}{V_{OUT}-V_{FEEDBACK}}$$

Where V<sub>FEEDBACK</sub>=0.6V



# **BUCK Power Supply Recommendations**

HVBUCK1/HVBUCK2/BOOST input voltage supply range is between 3.7 V and 18V. LVBUCK1/LVBUCK2/LDO1/LDO2 input voltage supply range is between 2.5 V and 6V This input supply must be well regulated. If the input supply is located more than a few inches, additional

bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47uF is a typical choice. HVVP1/HVVP2/LVVP1/LVVP2 must all be connected to input capacitors as close as possible.

### **BUCK Inductor Selection**

Use a  $1\mu H$ -to- $10\mu H$  inductor with a DC current rating of at least 25% percent higher than the maximum load current for most applications.

For highest efficiency, select an inductor with a DC resistance less than  $15m\Omega$ . For most designs, derive the inductance value from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times F_S}$$

Where  $\Delta I_L$  is the inductor ripple current. Choose an inductor current approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light-load conditions (below 100mA), use a larger inductor to improve efficiency.

### **BUCK Input Capacitor Selection**

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to both supply the AC current to the step-down converter and maintain the DC input voltage. For the best performance, use low ESR capacitors, such as ceramic capacitors with X5R or X7R dielectrics and small temperature coefficients. A 22µF capacitor is sufficient for most applications. The input capacitor requires an adequate ripple current rating because it absorbs the input switching. Estimate the RMS current in the input capacitor with:

$$I_{CIN} = I_{LOAD} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

The worst-case condition occurs at  $V_{\text{IN}} = 2V_{\text{OUT}}$ , where:

$$I_{CIN} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half the maximum load current. The input capacitor can be electrolytic, tantalum, or ceramic. Place a small, high-quality, ceramic capacitor (0.1  $\mu F$ ) as close to the IC as possible when using electrolytic or tantalum capacitors. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive input voltage ripple. Estimate the input voltage ripple caused by the capacitance with:

$$\Delta V_{IN} = \frac{I_{LOAD}}{F_{s} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$

# **BUCK Output Capacitor Selection**

The output capacitor ( $C_{OUT}$ ) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. Use low ESR capacitors to limit the output voltage ripple.



Estimate the output voltage ripple with:

$$\Delta V_{OUT} {=} \frac{V_{OUT}}{F_S {\times} L} {\times} \left(1 {-} \frac{V_{OUT}}{V_{IN}}\right) {\times} \left(R_{ESR} {+} \frac{1}{8 {\times} F_S {\times} C_{OUT}}\right)$$

Where L is the inductor value and RESR is the equivalent series resistance (ESR) of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, estimate the output voltage ripple with:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times F_{c}^{2} \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{S} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The DF1618 can be optimized for a wide range of capacitance and ESR values.

### **BUCK Bootstrap Capacitor Selection**

Connect a 22nF ceramic capacitor between the HVBST1/HVBST2 and HVSW1/HVSW2 pins for proper operation. recommends using a ceramic capacitor with X5R or better-grade dielectric. The capacitor should have a 6.3-V or higher voltage rating.

# **LDO Output Capacitor Selection**

The LDO is designed to be stable with a minimum  $4.7\mu F$  output capacitor. No series resistor is required when using low ESR capacitors. For most applications, a  $10\mu F$  ceramic capacitor is recommended. Larger values will improve transient response, and raise the power supply rejection ratio (PSRR) of the LDO. Refer to the Typical Performance Characteristics for the allowable range of output capacitor to ensure loop stability.

### **WLED Current Control**


The DF1618 regulates the WLED current by setting the current sense resistor ( $R_{SENSE}$ ) connecting to feedback and ground. As shown in typical application diagram, the WLED driver feedback voltage (BSTFB) is 0.25V. The WLED current ( $I_{WLED}$ ) can be set by a resistor  $R_{SENSE}$ . In order to have an accurate WLED current, a precision resistor is preferred (1% is recommended).

$$I_{WLED} = \frac{0.25V}{R_{SENSE}}$$

## **WLED Driver Dimming Control**

Using a variable DC voltage to adjust the brightness is a popular method in some applications. According to the Superposition Theorem, as the DC voltage increases, the voltage contributed to BSTFB increases and the voltage drop on R1 decreases, i.e. the WLED current decreases. For example, if the VDC range is from 0V to 2.8V, the selection of resistors sets dimming control of LED current from 20mA to 0mA.The WLED current can be calculated by the following equation:

$$I_{WLED} = \frac{0.25V - \frac{R_1 \times (V_{DC} - 0.25V)}{R_2}}{R_{SENSE}}$$




### **XUsing a Filtered PWM signal**

Another common application is using a filtered PWM signal as an adjustable DC voltage for WLED dimming control. A filtered PWM signal acts as the DC voltage to regulate the output current. Output ripple depends on the frequency of PWM signal. For smaller output voltage ripple (<100mV), the recommended frequency of 2.8V PWM signal should be above 20kHz. To fix the frequency of PWM signal and change the duty cycle of PWM signal can get different output current.

The LED current can be calculated by the following equation:

$$I_{WLED} = \frac{0.25V - \frac{R_1 \times (V_{PWM} \times Duty - 0.25V)}{R_2 + R_3}}{R_{SENSE}}$$





#### **WLED Driver Inductor Selection**

The recommended value of inductor for 3 to 7 WLEDs applications are 4.7 to 22uH. Small size and better efficiency are the major concerns for portable device, such as DF1618 used for MID. The inductor should have low core loss at 1.2MHz and low DCR for better efficiency. To avoid inductor saturation current rating should be considered.

### **WLED Driver Capacitor Selection**

Input and output ceramic capacitors of 1uF are Recommended. For better voltage filtering, ceramic capacitors with low ESR are recommended. X5R and X7R types are suitable because of their wider voltage and temperature ranges.

## **WLED Driver Diode Selection**

Schottky diode is a good choice because of its low forward voltage drop and fast reverse recovery. Using Schottky diode can get better efficiency. The high-speed rectification is also a good characteristic of Schottky diode for high switching frequency. Current rating of the diode must meet the root mean square of the peak current and output average current multiplication as following:

$$I_{D(RMS)} = \sqrt{I_{LOAD} \times I_{PEAK}}$$

The diodes reverse breakdown voltage should be larger than the output voltage. SS14 is recommended Schottky diode for rectifier.

### **Layout Guidelines**


PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

- 1. Minimize area of switched current loops. In a buck regulator there are two loops where currents are switched rapidly. The first loop starts from the CIN input capacitor, to the regulator VIN terminal, to the regulator SW terminal, to the inductor then out to the output capacitor COUT and load. The second loop starts from the output capacitor ground, to the regulator GND terminals, to the inductor and then out to COUT and the load. To minimize both loop areas the input capacitor should be placed as close as possible to the VIN terminal. Grounding for both the input and output capacitors should consist of a small localized top side plane that connects to GND. The inductor should be placed as close as possible to the SW pin and output capacitor.
- 2. Minimize the copper area of the switch node. The SW terminals should be directly connected with a trace that runs on top side directly to the inductor. To minimize IR losses this trace should be as short as possible and with a sufficient width. However, a trace that is wider than 100 mils will increase the copper area and cause too much capacitive loading on the SW terminal. The inductors should be placed as close as possible to the SW terminals to further minimize the copper area of the switch node.
- 3. Have a single point ground for all device analog grounds. The ground connections for the feedback components should be connected together then routed to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground plane. If not properly handled, poor grounding can result in degraded load regulation or erratic switching behavior.
- 4. Minimize trace length to the FB terminal. The feedback trace should be routed away from the SW pin and inductor to avoid contaminating the feedback signal with switch noise.
- 5. Make input and output bus connections as wide as possible. This reduces any voltage drops on the input or output of the converter and can improve efficiency. If voltage accuracy at the load is important make sure feedback voltage sense is made at the load. Doing so will correct for voltage drops at the load and provide the best output accuracy.



# **PACKAGE**

# QFN40L\_5X5



NOTES

1.REFER TO JEDEC MO-220;
2.COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD;
3.BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES;
4.FINISH: Cu/EP Sn8~20s

		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	TOTAL THICKNESS		0.7	0.75	0.8
STAND OFF	STAND OFF		0 0.02 0.05		
MOLD THICKNESS		A2		0.55	
L/F THICKNESS		A3		0.203 REF	
LEAD WIDTH		ь	0.15	0.20	0.25
BODY SIZE	X	D	5 BSC		
DOD'T SIZE	Y	E	5 BSC		
LEAD PITCH		е	0.4 BSC		
EP SIZE	×	D2	3.6	3.7	3.8
LI 312L	Y	E2	3.6	3.7	3.8
LEAD LENGTH		L	0.3	0.4	0.5
LEAD TIP TO EXPOSED	PAD EDGE	K		0.25 REF	
PACKAGE EDGE TOLERA	NCE	aaa		0.1	
MOLD FLATNESS		ccc	0.1		
COPLANARITY		eee	0.08		
LEAD OFFSET		bbb	0.1		
EXPOSED PAD OFFSET		fff		0.1	